

What is claimed is:

[Handwritten signature]

1 7. An address association device, comprising:
2 a masking circuit configured to receive a plurality of address bits and
3 mask the address bits in accordance with a predetermined mask pattern;

7 a memory configured to receive from the packing circuit the plurality of
8 index bits and the plurality of check word bits and to associate the received index bits
9 and check word bits with the memory location of a network connection; and

1 8. The device of claim 7 wherein the masking circuit is configured
2 by the predetermined mask pattern to mask bits not suppressed by the packing circuit
3 when the number of bits used to address a network connection in memory is fewer than
4 the number of bits remaining after the plurality of address bits are reduced by the
5 packing circuit.

1 9. The device of claim 7 wherein each network connection in
2 memory includes an enable bit that is configured to signal when the network connection
3 in memory is an active connection to the network.

1 10. The device of claim 9, further comprising a logic circuit coupled
2 to the enable bit and to the comparator and configured to indicate if a selected location
3 addressed by the plurality of address bits is an active location.

1 11. The circuit of claim 7, further comprising a register configured to
2 store a base address corresponding to a beginning address in memory and, further
3 comprising an adder for adding the base address to the plurality of address bits reduced
4 by the packing circuit.

1 12. A method for associating addresses to memory locations,
2 comprising:

3 receiving a plurality of address bits and masking the address bits in
4 accordance with a predetermined mask pattern;

5 packing the masked plurality of address bits to reduce the number of
6 address bits to a plurality of index bits and check word bits according to a
7 predetermined packing pattern;

8 associating the plurality of index bits and check word bits with a
9 memory location corresponding to a network connection; and

10 comparing selected bits from the plurality of address bits for a selected
11 memory location with selected bits associated with a memory location addressed in the
12 plurality of address bits and indicating if there is a match.

1 13. The method of claim 12 wherein masking comprises configuring
2 the predetermined masking pattern to mask bits not suppressed by packing when the
3 number of bits used to address a selected memory location is fewer than the bits
4 remaining after packing.

DO NOT WRITE IN THESE SPACES

SUBA17

1 15. The method of claim 12 wherein packing comprises storing a
2 base address corresponding to a beginning address in memory and adding the base
3 address to the plurality of address bits reduced during packing.

1 17. The method of claim 14, further comprising disabling an enable
2 bit corresponding to a memory location selected by the plurality of address bits.

1 18. The method of claim 17 wherein masking comprises configuring
2 the predetermined mask pattern to mask bits not suppressed by packing when the
3 number of bits used to address a selected memory location is fewer than the bits
4 remaining after packing, and further comprising configuring the predetermined mask
5 pattern to mask bits to prevent accessing selected memory locations that have been
6 previously addressed.

add B'